Hybrid clock and data recovery for a high speed transceiver implemented on a FPGA
This article describes the clock and data recovery (CDR) subsystem for a 1.25 Gb/s transceiver prototype and 100 Mb/s transceiver and its implementation on FPGA. The CDR block is based on a hybrid approach for computing the optimum sampling instant, i.e. it uses digital signal processing techniques...
Wedi'i Gadw mewn:
| Prif Awdur: | |
|---|---|
| Fformat: | article |
| Iaith: | eng |
| Cyhoeddwyd: |
2010
|
| Pynciau: | |
| Mynediad Ar-lein: | http://bibdigital.epn.edu.ec/handle/15000/3706 |
| Tagiau: |
Ychwanegu Tag
Dim Tagiau, Byddwch y cyntaf i dagio'r cofnod hwn!
|
Ychwanegu Tag