All digital timing recovery and FPGA implementation
Clock and data recovery CDR is an important subsystem of every communication device since the receiver must recover the exact transmitter’s clock information usually coded into the incoming stream. Some analogue techniques for CDR have been developed based on PLL theory employing an external VCO. Ho...
Gorde:
| Egile nagusia: | |
|---|---|
| Beste egile batzuk: | |
| Formatua: | article |
| Hizkuntza: | eng |
| Argitaratua: |
2010
|
| Gaiak: | |
| Sarrera elektronikoa: | http://bibdigital.epn.edu.ec/handle/15000/3705 |
| Etiketak: |
Etiketa erantsi
Etiketarik gabe, Izan zaitez lehena erregistro honi etiketa jartzen!
|
Etiketa erantsi