Efficient Configuration for a Scalable Spiking Neural Network Platform by means of a Synchronous Address Event Representation bus
Hardware architectures for Spiking Neural Networks (SNNs) emulation exhibit accelerated processing thanks to their massive parallelism. However, configuring multichip platforms and setting up a neural application can be an abstract and rigid procedure. In this paper, a simple and efficient centraliz...
Saved in:
| 主要作者: | |
|---|---|
| 其他作者: | , |
| 格式: | article |
| 語言: | eng |
| 出版: |
2018
|
| 在線閱讀: | https://ieeexplore.ieee.org/document/8541463 http://repositorio.uti.edu.ec//handle/123456789/3446 |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
添加標簽